Transient simulation of a gate circuit is an efficient method of counting signal changes occurring during a transition of the circuit. It is known that this simulation covers the results of classical binary analysis, in the sense that all signal changes appearing in binary analysis are also predicted by the simulation. For feedback-free circuits of 1-and 2-input gates, it had been shown that the converse also holds, if wire delays are taken into account. In this paper we generalize this result. First, we prove that, for any feedback-free circuit N of arbitrary gates, there exists an expanded circuitN , constructed by adding a number of delays to each wire of N , such that binary analysis ofN covers transient simulation of N . For this result, the number of delays added to a wire is obtained from the transient simulation. Our second result involves adding only one delay per wire, which leads to the singular circuitṄ of N . This result is restricted to circuits consisting only of gates realizing functions from the set H = {identity, and, or, xor}, functions obtained by complementing any number of inputs and/or the output of a function from H, and forks. The number of inputs of the and, or and xor gates is arbitrary, and all functions of two variables are included. We show that binary analysis of such a circuitṄ covers transient simulation of N . Finally, we also show that this result cannot be extended to arbitrary gates, if we allow only a constant number of delays per wire.
Introduction
properties of the algebra of transients, and in Section 8, we introduce signal changes and their properties in gate circuits. Finally, in Section 9, we prove that transient simulation of N can be covered by binary analysis of some wire-delay extension of N .
Gate Circuits and Network Models
Our mathematical model of a gate circuit is based on those in [3, 7, 8] , with some small differences. A gate circuit consists of (external) input terminals (or simply inputs), input gates (one for each input), (external) output terminals (or simply outputs), gates, forks, and wires. An example is shown in Fig. 1 , where 1 and 2 are input terminals, 3 and 4 are input gates, each of which is connected to an input terminal, 10 and 11 are output terminals, 6 is an inverter or not gate, 7 is a 3-input and gate, and 9 is a 2-input or gate. Input gate 3 is connected to gates 6 and 7; the branching point 5 is called a fork . For mathematical convenience, we consider forks to be gates, and we refer to them as fork gates; all other gates are called logic gates. We assume that each logic gate has one or more inputs and exactly one output. 1 In contrast to this, each fork has exactly one input and two or more outputs. The fork gates of our example circuit are shown explicitly in Fig. 2 . A wire connects two points; multiple connections must be done with forks. 1 The model can be easily extended to multiple-output gates.
Our formal model of a circuit is called a network. The input gates always correspond to identity functions; hence they are equivalent to delays. In general, we associate some delays with wires, but we never add delays to the wires connecting input terminals to input gates. From now on, when we talk about wires, we ignore all the wires connecting external inputs to input gates. Thus every wire connects a gate output to either a gate input, or to an output terminal. Every wire can have k ≥ 0 delays, but for now we assume all wires have zero delays. If C is a circuit, let X = {x 1 , . . . , x p } be its set of inputs, Y = {y 1 , . . . , y n }, its set of gates (including forks), and Z = {z 1 , . . . , z q }, its set of outputs. Note that X, Y and Z are pairwise disjoint. We also label all the wires by variables from the set W = {w 1 , . . . , w m }. Variables in X ∪ Z are called external variables, whereas those in Y ∪ W are internal. Figure 3 shows our example circuit with all components labeled as described above. A directed graph, or digraph [1] , D = (V, E), consists of a set V of vertices and a set E ⊆ V × V of directed edges. We now introduce the network graph which describes the connections among the components of a circuit.
Definition 1
The network graph of a gate circuit is a digraph D = (V, E), where V = Y ∪ Z is the set of vertices, and E = W , the set of edges. Associated with each input gate is its corresponding external input. There is exactly one outgoing edge from each input gate to a gate input, and one outgoing edge from each gate output to a gate input or an external output.
We assume that a network graph is connected; a network that is not connected can be treated as several independent connected networks. In a digraph, a vertex is a source if it has in-degree zero, a sink if it has out-degree zero, and an internal vertex if it is neither a source nor a sink. In a network graph, input gates are sources, outputs are sinks, and other gates are internal vertices. The distance of a vertex is defined to be the length of the longest directed path from a source to that vertex.
The network graph of our example circuit is shown in Fig. 4 , where we have used the labeling of Fig. 3 . The external input associated with each input gate is indicated in brackets. The distance of y 5 is 2, and the distance of y 6 is infinity.
From now on, we assume that the network graph has been labeled with vertex and edge variables, and we do not distinguish between an edge and its wire variable, or between a vertex and its variable. In any digraph, an edge e from vertex t to vertex h can be represented by the ordered pair e = (t, h). Then t is the tail of e, and h is its head. We also view a wire as an edge w = (t(w), h(w)), and treat t(w) and h(w) as both vertices and vertex variables.
The network graph of a gate circuit captures the connection structure of the circuit, but does not include the gates' functions; these are added next.
Definition 2
The excitation and output functions of a network are defined as follows:
• For a fork y i , the excitation is the identity function Y i = t(w j ), where h(w j ) = y i .
• For an input gate y i , the excitation is the identity function Y i = x i , where x i is the external input associated with y i . Thus an input gate is equivalent to a delay.
• For any other gate y i with input wires w i 1 , . . . , w i k , the excitation is
, where f is the Boolean function of the gate.
• The output function of output z i is the identity function z i = t(w j ), where h(w j ) = z i .
For our example circuit of Fig. 2 and its network graph of Fig. 4 , we have the excitation and output functions shown below, where we denote Boolean and(x 1 , x 2 ) by x 1 * x 2 , or(x 1 , x 2 ) by x 1 + x 2 , and not(x) by x.
Definition 3 A network is a network graph (V, E) together with an assignment of excitation functions to all of its gate variables, and output functions to its output terminals, as in Definition 2.
Variables to which excitations are assigned are the internal state variables of the network. 2 Note that there are no input or output excitations in the network; input values are assumed to be supplied directly by the environment.
Definition 4 A network is feedback-free if its network graph is acyclic. We consider only feedback-free networks from now on. In such networks, we can arrange the gates and wires in levels. The level of a gate is the distance of the vertex of that gate in the network graph. If the network is feedback-free, the level of a gate is always bounded. Every wire is connected to the output of some gate; the level of a wire is the level of that gate.
A simple feedback-free circuit is shown in Fig. 5 ; for brevity, we omit its network graph. In the corresponding network, gates y 1 and y 2 have level 0, gate y 3 has level 1, and y 4 has level 2. Wires w 1 and w 3 have level 0, w 2 has level 1, and w 4 has level 2.
Binary Analysis
The classical binary analysis for our network model is due to Muller [9, 10] , but we use the terminology and notation of [3] , where additional references can be found.
First we introduce several concepts related to states and state variables. In the sequel, we denote tuples of variables by unsubscripted letters and their components by subscripted letters. Let N be a network, and B = {0, 1}, the binary domain. For a positive integer r, [r] denotes {1, . . . , r}. Let x = (x 1 , x 2 , . . . , x p ) be the tuple of input variables of N , and s = (s 1 , s 2 , . . . , s n ), the tuple of state variables. An internal state of N is an n-tuple b of values from B assigned to state variables s 1 , s 2 , . . . , s n . A total state is a (p + n)-tuple c = a · b of values from B, the p-tuple a being the values of the input variables, and the n-tuple b, the internal state (the " · " is used for convenience to separate the input from the internal state). Each state variable s i has an excitation S i , where S i is a function of some inputs x j 1 , . . . , x j l , and some state variables s i 1 , . . . , s i k , i.e.,
where f : B l+k → B. It is often convenient to treat S i as a function from B p+n into B. Thus we defineŜ i :
for any total state a · b. From now on we write S i forŜ i ; it is clear from the context which definition we use.
A state variable normally follows its excitation. However, if the excitation changes quickly, the variable may fail to follow; in this sense, we are using an inertial-delay model [3] . A state variable is stable if its value agrees with its excitation. For any i ∈ [n], the value of
For a total state a · b, we denote the set of unstable state variables as
For any a · b and a ·b, we denote the set of state variables which differ in state b andb as
Let a ∈ B p be a fixed input, and b ∈ B n , the initial internal state of N . Let G a = (V, E) be a digraph, where V = B n , and for any u,
If v ∈ V is stable, there is an edge in E from v to v; i.e., if U a (v) = ∅, then (v, v) ∈ E. For any u, v ∈ V , v is reachable from u if and only if there is a directed path from u to v in G a . The binary analysis of N with fixed input a and initial state b is the maximal subgraph G a (b) of G a , such that each vertex in G a (b) is reachable from b.
To simplify notation in examples, we denote binary tuples by binary words, where a binary word is any word in B * . Example 1 Let s = (y 1 , y 2 , y 3 , y 4 ) be the tuple of state variables of the network shown in Fig. 5 . The excitation functions of this network are:
Suppose the internal state is b = 0111, and the input is fixed at a = 10; the binary analysis G 10 (0111) is shown in Fig. 6 , where tuples are shown as words, and unstable variables are underlined.
Algebra of Transients
This section is based on [4] . A transient is a nonempty binary word in which no two consecutive symbols are the same. We use boldface letters to denote transient variables. The set of all transients is T = 0(10) * ∪ 1(01) * ∪ 0(10) * 1 ∪ 1(01) * 0. For a transient t ∈ T, α(t) and ω(t) denote the first and last letters of t respectively, and l(t) is the length of t. A transient can be obtained from any nonempty binary word by contraction, i.e., elimination of all duplicates immediately following a symbol (e.g., the contraction of 00100011 is 0101). For a binary word s, we denote byŝ the result of its contraction. We denote by t • t concatenation followed by contraction, i.e., t • t = tt , where t, t ∈ T. The • operation is associative, and is extended to tuples component-wise.
We are about to introduce a network model in which gates process transients, instead of binary values. For this purpose, we define extensions of Boolean functions to transients, following [4] . Suppose that x = (x 1 , . . . , x r ) is an r-tuple of input transients of a logic gate implementing Boolean function f . Define the directed graph D(x) to have as vertices r-tuples y = (y 1 , . . . , y r ), where each y i is a prefix of length > 0 of x i , for each i ∈ [r]. There is an edge from vertex y = (y 1 , . . . , y r ) to vertex y = (y 1 , . . . , y r ) if and only if y and y differ in exactly one coordinate, say i, and y i = y i a, where a ∈ B. Graph D(x) shows all possible orders in which the n variables can change, while undergoing a transition from the initial values (α(x 1 ), . . . , α(x r )) to the final values (ω(x 1 ), . . . , ω(x r )). We label each vertex y = (y 1 , . . . , y r ) of D(x) with the value f (a 1 , . . . , a r ), where a i is the last letter of y i , i.e., a i = ω(y i ), for each i ∈ [r]. Figure 7 shows the graph D(01, 101) and its labeling for a 2-input or gate. Definition 5 Given a Boolean function f : B r → B, we define function f to be that function from T r to T which, for any r-tuple (x 1 , . . . , x r ) of transients, produces the longest transient when x 1 , . . . , x r are applied to the inputs of a gate performing function f . We call f the extension of Boolean function f .
The value of f (x 1 , . . . , x r ) is the contraction of the label sequence of a path in D(x) from (α(x 1 ), . . . , α(x r )) to (x 1 , . . . , x r ) which has the largest number of alternations between 0 and 1. Path π in Fig. 7 is such a path. Let z(t) and u(t) denote the number of 0s and the number of 1s in a transient t, respectively. We denote by ⊗ and ⊕ the extensions of the Boolean and and or operations, respectively. It is shown in [4] that for any w, w ∈ T of length > 1, w ⊗ w = t, where t ∈ T is such that 3
Similarly, w ⊕ w = t, where t ∈ T is such that
If one of the arguments is 0 or 1, the following rules apply:
The complement t of t ∈ T is obtained by complementing each character of t. For example, 1010 = 0101.
Algebra C = (T, ⊕, ⊗, , 0, 1), is called the change-counting algebra, and is a commutative de Morgan bisemigroup [4] . We also refer to C as the algebra of transients, following [2, 7, 8] .
Let π = s 0 , . . . , s h be a path of length
, we denote by σ π i the transient s 0 i . . . s h i , which shows the changes of the i-th state variable along path π. We refer to σ π i as the history [2] of variable s i along the path. The histories of all state variables along π constitute tuple
Transient Networks and Transient Simulation
We now extend the binary network model to the transient network model by changing its domain from the binary domain B to the domain T of transients.
Definition 6 A transient network N is a network graph (V, E) together with an assignment of excitation functions which are extensions of the Boolean excitations.
In a transient network, gates process transients instead of binary signals. Just as an assignment of binary values to the variables of a Boolean network constitutes a total state of the Boolean network, an assignment of transients to the variables of a transient network is a total state of that network. Return to the binary network N of Fig. 5 ; its transient equivalent N is shown in Fig. 8 , where the excitation equations are:
In a transient network, a gate is stable if the extension of its Boolean excitation agrees with the present state of the gate, and a network N is stable if all of its gates are stable. If the total state of the transient network in Fig. 8 is x 1 = 10, x 2 = 1010, y 1 = 10, y 2 = 1010, y 3 = 01, and y 4 = 10101, then one verifies that the network is stable. We now describe an efficient simulation algorithm [4] , Algorithm A, which we call transient simulation. Let N be a transient network with x = (x 1 , . . . , x p ) as the tuple of input variables, and s = (s 1 , . . . , s n ) as the tuple of state variables. Assume that the network starts in a stable initial stateã · b ∈ B p+n , and the input is changed to a ∈ B p .
For a feedback-free network, Algorithm A always terminates. Let the sequence of states produced by Algorithm A be s 0 , . . . , s H , and let s H = {s H 1 , . . . , s H n } be the final value after termination. The transient of wire w i in this simulation is the final value of node variable t(w i ) upon termination. 
, and let b = 0011 be the initial internal state. Suppose x = (x 1 , x 2 ) changes fromã = 00 to a = 11. The result of Algorithm A is in Table 1 .
Network Models with Wire Delays
We now introduce wire delays, and define the expanded and singular networks of any given network; these are two special cases of networks with wire delays. Let N be a network as in Section 2, and let W = {w 1 , . . . , w m } be the set of wires. Define a function D that maps each wire variable to a non-negative integer; this is the wire-delay function of the network. We add D(w i ) delays to wire w i ; let s i1 , . . . , s il i be the outputs of the added delays from right to left, where s i1 is the head, and s il i , the tail. We modify the excitation functions as follows. If a delay variable s ij is not a tail, then its excitation function is S ij = s i(j+1) . If it is a tail, then its excitation is S ij = t(w i ). The excitation function of a fork y i with input wire w j is the identity function Y i = s j1 , where h(w j ) = y i , and s j1 is the head segment of w j . The excitation function of an input gate remains unchanged. If y i is a gate performing Boolean function f , and the incoming edges of y i are wires w i 1 , . . . , w i k , then the excitation of the gate is
The output function of an external output z i = h(w j ) is the identity function z i = s j1 . This modification allows a network to have any number of delays on each wire. We call the modified network a wire-delay extension of N . Note that N is just a special wire-delay extension, where each wire has zero delays.
Definition 7 An expanded networkN with respect to a given transient simulation is a wiredelay extension of N with D(w i ) = l(t i ) − 1, for i = 1, . . . , m, where t i is the transient of wire w i in the simulation. Figure 9 shows the expanded network of the network of Fig. 5 , where the result of simulation is given in Table 1 . The excitation and output functions are: 
Definition 8
The singular networkṄ of a network N is a wire-delay extension of N with D(w i ) = 1, for i = 1, . . . , m. Since there is only one delay per wire, the output of the delay of wire w i is labeled s i . The excitation and output functions are:
More about the Algebra of Transients
For any two binary words t and t , we denote their concatenation by tt . We say that t is a prefix of t if there exists a (possible empty) binary word t such that t = tt . Similarly, t is a suffix of t if there exists a (possible empty) binary word t such that t = t t. Let w = a 1 a 2 . . . a l be a binary word of length l. For an integer k, 1 ≤ k ≤ l, the prefix of w ending at position k is denoted by k (w) = a 1 . . . a k , and the suffix of w starting at position k is denoted by (w) k = a k . . . a l . The prefix and suffix relations are partial orders on the set of binary words; the prefix order is denoted by ≤. Let (x 1 , . . . , x r ) be an r-tuple of transients. It is shown in [4] that extensions of Boolean functions are monotonic with respect to the prefix order, i.e., if f is the extension of f , then
This also holds for the suffix order.
Let f be the extension of the r-argument Boolean function and, and let y = f (x 1 , . . . , x r ). Consider any
. If x i = 0, then y = 0 irrespective of the values of the other transients. If x i = 1, then y is independent of x i . Now we evaluate f (x 1 , . . . , x r ) under the assumption that all transients x 1 , . . . , x r have length > 1. It is shown in [4] that the result y ∈ T is uniquely determined by the first and last letters and the number of 1s, which are computed as follows:
. . , x r ), and y = f (x 1 , . . . , (x i ) 2 , . . . , x r ); we prove that y = y by showing that y and y have the same first letter, the same last letter and the same number of 1s.
where the last equality holds because y , being a transient, is nonempty.
Proposition 2 If 1 ≤ x j for all j ∈ [r], and there exists an i ∈ [r] such that 101 ≤ x i , then
Proof: Let y = 10f (x 1 , . . . , (x i ) 3 , . . . , x r ); we show that y = y .
1. Since 1 ≤ x j for all j ∈ [r], we have α(y) = 1 = α(y ).
2. By the arguments used in the proof of Prop. 1, it is clear that ω(y) = ω(y ).
Since f (x 1 , . . . , (x i ) 3 , . . . , x r ) always begins with 1 here, we use concatenation, rather than the • operation, in 10f (
We now give a recursive algorithm which computes f , the extension of and.
Algorithm AND if
The algorithm is correct for the following reasons. If there is an i ∈ [r] such that Each transient represents a sequence of signal changes, and the extension of the and function represents the and gate. Algorithm AND suggests an order in which input signal changes should be processed through the gate to create the longest sequence of output changes. We should first process 0 to 1 changes (transients with prefix 01), then changes from 1 to 0 to 1 (transients with prefix 101), and finally, changes from 1 to 0 (transients with prefix 10).
Note that it is possible that during the algorithm there might be more than one choice for the transient to be processed. Algorithm AND does not specify the rules of breaking ties. These rules will be introduced in Section 9. By duality, we also have a recursive algorithm to compute the extension for or.
The order in which signal changes should be processed for the or gate is: 10, 010, 01.
The algorithm for xor is simple, since the output changes for every single input change: 
It is clear that any order in which the signal changes are processed for the xor gate results in the same transient output. Note that it is also easy to give recursive algorithms for nand, nor, xnor, not and fork, since the first three are similar to Algorithms AND, OR, and XOR, and the last two only have a single input. Finally, the algorithm also works for functions obtained from one of the functions above by complementing any number of inputs. For example, if f has a recursive algorithm as given above, and g(x 1 , . . . , x i , . . . , x r ) = f (x 1 , . . . ,x i , . . . , x r ), then g also has a recursive algorithm to compute the longest transient. Therefore, the extension of Boolean functions like x 1 ⊕x 2 or x 1 ⊗x 2 also have such recursive algorithms. This shows that recursive algorithms exist for all the Boolean functions in the set G, which includes all the functions of two variables.
Signal Changes in Gates
Before proceeding we add a comment about terminology. We find it convenient to present our proofs using a somewhat informal framework. Binary analysis assumes that the delays in any network are arbitrary and can change with time. In looking for paths with special properties, we prefer to talk about "scheduling signal changes" to create these paths. Of course, our statements can be rephrased in the standard terminology.
The following example shows the difference in terminologies. Suppose a gate network starts in a stable total state, and some inputs change simultaneously, as is usually assumed in binary analysis [3] . Let's say inputs x i 1 , . . . , x i k are the changing inputs. In binary analysis, the corresponding input-gate variables y i 1 , . . . , y i k are unstable after the inputs change. These unstable variables can change in any order, and that includes simultaneous changes. In particular, they can change one at a time in some order. We call such an order an "arrival order" of inputs to the non-input gates of the circuit. Thus, rather than saying that in binary analysis there is a path in graph G a (b) in which the unstable input gates change in a certain order, we "schedule" the changes in that order.
A signal change is a transient of length two, that is, either 01 or 10. A transient of length l consists of l − 1 signal changes; every two consecutive changes are complementary. For example, transient 010 consists of signal changes 01 and 10. Signal changes occur in both binary analysis and transient simulation. In binary analysis, a change in the input tuple is a set of signal changes, and a history σ π i of a state variable s i along a path π contains the sequence of changes that have occured in s i along π. In transient simulation, the transient of a variable at the end of simulation contains all the signal changes occurring in that variable in the worst case. Our goal is to find a path in the binary analysis of some wire-delay extension of N which contains all the signal changes predicted by the transient simulation of N .
In this section we study some properties of single gates. Consider a gate that is part of some network, performs the function f (x 1 , . . . , x r ), and has transient extension f . Suppose that the input wires of this gate have transients x 1 , . . . , x r in the last state of the transient simulation of the circuit. Then the output of the gate has transient f (x 1 , . . . , x r ).
We assume that the initial state of the network is stable, and the initial signal on input wire w i is a. Suppose that, in binary analysis, w i receives a sequence c i 1 , . . . , c i k of signal changes that corresponds precisely to transient x i , where c i 1 is a change from a to a, c i 2 , from a to a, etc. For convenience, we introduce the following terminology: Change c i 1 is the winner of the sequence of changes on w i , and c i 2 , . . . , c i k are losers. Also, c i 2 is the runner-up on w i .
We postulate that the changes on the input wires of a network N arrive in some order, called the arrival order . This order can be arbitrary, except that changes on a given wire must appear consecutively, that is, the (j + 1)st change must appear after the jth change on that wire; every arrival order must be consistent in this sense. We also assume that no two changes arrive at the same time, that is, the arrival order is a total order. Our objective is to determine how the arrival order can be modified in a delay-extension of N with the aid of wire delays to produce the longest transients on the outputs of gates. This subproblem is a key step in our proof that binary analysis covers transient simulation.
If an input wire of a gate has delays, then some changes can be postponed till a later time. Figure 11 (a) shows a 2-input and gate in a stable initial state. When the first change arrives, the situation is as shown in Fig. 11(b) ; because of the delay, the gate does not "see" the change. Before the next change arrives at the input of the delay, the first change needs to be processed, as shown in Fig. 11(c) , that is, when the new value reaches the gate, the gate must evaluate its new inputs. Then a second change can arrive, and its processing can again be postponed, if needed, as in Fig. 11(d) until it is evaluated as in Fig. 11 (e). We now examine a general and gate. Assume that the arrival order of the signal changes on the input wires of the gate is given. We postulate that we can insert delays in the input wires and use these delays to change the order to an evaluation order , which is the order of changes at the outputs of the wire delays connected directly to the gate inputs. Thus, the arrival order is the order of changes supplied by the environment, while the evaluation order is the order of changes as "seen" by the gate. This approach is consistent with binary analysis. If a delay is unstable, we can change it right away, or postpone the change until some other changes have taken place. This is possible, because binary analysis permits the delay magnitudes to be arbitrary.
Given an arrival order, we now describe Algorithm ANDI, which is an iterative version of Algorithm AND. There is only one possible order of handling signal changes in ANDI, whereas AND allows choice when handling transients beginning with 01 and 101. First, ANDI tests if there is a transient that is 0, in which case f (x 1 , . . . , x r ) = 0. Next, if there is a transient beginning with 01, then Algorithm AND01 is used to determine the order in which 01 changes should be processed, and results in a vector (y 1 , . . . , y r ) of transients all beginning with 1. Vector (y 1 , . . . , y r ) is passed to Algorithm AND1, which then evaluates f (y 1 , . . . , y r ), and we have f (x 1 , . . . , 
Algorithm AND1 applies when all the transients x 1 , . . . , x r begin with 1.
Let y i be the transient with a 10 winner whose runner-up is first in arrival order; is consistent; given this order, the evaluation of f is as follows:
There is no i such that x i = 0, but two of the transients begin with 01. Hence we invoke AND01. List L is c 8 , c 5 . y 1 = 10101, y 2 = 0101, y 3 = 010;
The list is now c 5 . y 1 = 10101, y 2 = 0101, y 3 = 10;
The list is now empty.
Now all the input transients begin with 1 and AND1 is invoked. We must use wire delays to produce this evaluation order. Change c 8 can be processed on arrival, and c 9 must be delayed until all the other changes have taken place. This can be done with one delay on the third wire. Next, c 1 , c 2 , c 3 must be delayed until c 5 arrives; this requires 3 delays on the first wire, etc.
Proposition 3 If each input wire w i of any gate has a transient of length t i and t i − 1 delays, then the evaluation order required for the longest output transient can be produced for any arrival order.
Proof: Since each wire can store its transient, we can allow all the signal changes to arrive without processing any of them. Graph D(x i 1 , . . . , x ir ) defined in Section 4 then gives an order in which the signal changes should be processed to produce the longest transient.
In order to use only one delay per wire we need to restrict the arrival orders. An arrival order is initial if all the wire winners arrive before any runner-up.
Proposition 4
If each input wire of an and gate has one delay, then the evaluation order of Algorithm ANDI can be produced for any initial arrival order.
Proof: If the arrival order is initial, then no runner-up (01) belonging to a transient beginning with 101 can occur until all the winners of transients beginning with 01 have occurred. Thus we only need to delay at most one 10 change on a wire until there are no more changes to be handled by Algorithm AND01. Algorithm ANDI now becomes Algorithm AND1.
Consider the first application of Algorithm AND1. If the 101 rule on wire w i is used first, the arrival order must have the form u, (10) i , v, (01) i , w, where (10) i and (01) i are the winner and runner-up on w i , respectively, and u and v contain only winners (10 changes), each on a wire other than w i , and each involving a unique wire, since 10 changes cannot be consecutive on the same wire. All winners in u are delayed by their individual wire delays. The change (10) i is performed on arrival, and all winners in v are delayed. The runner-up (01) i is processed on arrival. The reduced transient on w i , left after the winner (10) i and the runner-up (01) i have been processed and removed, still begins with a 1, and there are no changes stored on the delay of w i at this time. The delay on any other wire holds at most one winner (10) , and this change will be evaluated before any more changes are to be stored on that delay. Hence we can view the new order as u, v, w. Since all the input transients again begin with 1, and the total number of changes has been reduced, we can apply this argument inductively.
It is clear that the same approach works for nand gates, except that the output values are complements of those of the corresponding and gate. A dual approach applies to or and nor gates. The case of xor or xnor gates is the easiest one. Since every evaluation order leads to the output transient of maximum length, the changes can be processed in the order of arrival. Also, the case of inverters and forks is trivial, since they have only one input, and there is only one way to process the arriving changes. Similar approaches work for functions obtained from the functions above by complementing some of the inputs.
Lemma 1 Let f be any gate from the set G, with the set W in of input wires and the set W out of output wires. Let W be a set of wires such that W in ⊆ W and W ∩ W out = ∅. If the arrival order for W is initial and each wire in W in has one delay, then f can process all the signal changes on W in to produce the longest output transient, in such a way that the arrival order for (W \ W in ) ∪ W out is still initial.
Proof: Since the arrival order for W is initial and W in ⊆ W , the arrival order for W in is also initial. Since each wire in W in has one delay, by the observations above, the initial arrival order for W in can be changed to an evaluation order producing the longest output transient. We now concentrate on the winner c 1 and runner-up c 2 of an output wire in W out .
In the case of the and gate, we claim that c 1 can happen immediately after some winner in W in , and before any runner-up in W \ W in . If all the input transients are 0 or 1, then there are no output changes; hence these cases are trivial. This leaves the following two cases:
• If at least one input transient starts with 0, let c be the last winner of type 01, among all the winners of type 01 on the gate's input wires, to be processed through the gate. Then c 1 is a 01 change on the output of the and gate, and it can happen right after c, before any runners-up occur on W \ W in .
• If all the input transients start with 1, the output of the gate is 1. Let c be the first winner in W in to be processed through the gate; this is necessarily a 1 to 0 change. It is clear that winner c 1 can occur immediately after winner c, and before any runner-up in W \ W in occurs.
In summary, since the arrival order for W is initial, we can make winner c 1 happen before any runner-up of (W \ W in ) ∪ W out .
Next we claim that c 2 can be made to occur after all the winners in W \ W in . Now we assume that there are at least two output changes. There are two cases:
• If at least one input transient starts with 0, then the output is initially 0, c 1 is a 01 change, and c 2 is a 10 change. Now c 2 can be the result of a winner 10, or of a runner-up 10.
If it is the result of a winner change c, we wait until all the winner changes arrive. Then we process c through the gate, creating c 2 . Thus c 2 can be made to happen after all the winners have occurred.
If c 2 is the result of a runner-up change c, then c 2 occurs after all the winners, since the arrival order is initial.
Since the arrival order for W is initial, we can also make c 2 happen after all the winners of (W \ W in ) ∪ W out .
• If all the input transients start with 1, then the output is initially 1. Since there are at least two output changes, at least one input transient must begin with 101. We take that transient t i beginning with 101 whose runner-up is earliest; let the winner of t i be c and the runner-up, c . We first process c, producing c 1 , and follow it by c , which results in c 2 . Thus c 2 can happen after all winners have arrived.
A similar situation occurs if f is any other gate from the set G. Therefore the arrival order for (W \ W in ) ∪ W out can be made initial.
Example 5 This example illustrates Lemma 1 in the case of and gate. In Fig. 12(a) , let W = {w 1 , w 2 , w 3 , w 4 , w 5 } be a set of wires , and let the arrival order for W be this order is initial. Let W in = {w 2 , w 3 , w 4 } be the set of input wires of an and gate, and let W out = {w 6 } be the (singleton) set of output wires. Note that W in ⊆ W and W ∩ W out = ∅. According to Lemma 1, the signal changes are processed as follows: 9. c 7 propagates through the gate, creating c 16 .
10. c 6 propagates through the gate; nothing changes.
11. c 11 and c 12 arrive.
The winner c 13 on the output wire arrives immediately after c 5 , the winner of w 2 . Hence c 13 arrives before any runner-up. Runner-up c 14 on the output wire arrives immediately before c 9 , which is the runner-up on w 4 . Hence c 14 arrives after all the winners. The arrival order for is c 1 , c 13 , c 10 , c 2 , c 3 , c 4 , c 14 , c 15 , c 16 , c 11 , c 12 , which is still initial.
Covering of Simulation in Wire-Delay Extensions
It is shown in [7] that, if wire delays are not considered, binary analysis of a network may not cover its simulation. LetN be the version of a network N expanded with respect to a particular transient simulation. We show that binary analysis ofN covers this transient simulation of N . Furthermore, if N is a network consisting only of gates from G, then transient simulation of N is covered by binary analysis of its singular networkṄ . Hence there is no 1-1 correspondence between a network and its expanded network. Second, the numbers of wire delays cannot be bounded uniformly and tend to grow fast as the number of levels in the network increases. Our next theorem improves this result using the additional properties of transients given in Section 7. From now on, we only consider networks consisting of gates in G.
Theorem 2 Let N be a network constructed with gates from G, let N be its transient network, andṄ , its singular network. Binary analysis ofṄ covers transient simulation of N.
Proof: In transient simulation, each transient on an external input has length zero or one. Thus, in the corresponding binary analysis, each input also has zero or one changes. As usual, we assume that in binary analysis the inputs change all at once [3] . By using input gates, we can produce any arrival order at the outputs of the input gates. In particular, we can produce some arrival order in which no two changes arrive at the same time. This arrival order is necessarily initial, since each wire that changes has exactly one change, that is, all changes are winners. Thus, if W 1 is the set of wires of level 1, that is the set of output wires of input gates, the changes in W 1 have an initial arrival order. This provides a basis for a proof by induction on the number of non-input gates. We prove that, if we add a gate, we can produce the longest transient output for that gate, and also cause the arrival order of signal changes on the wires connected to external outputs to be initial.
Suppose N n is a network with n ≥ 0 non-input gates, and W n is the set of wires connected to external outputs. By the inductive hypothesis, we assume that the arrival order of changes on the wires in W n is initial.
Let y be a new gate (logic gate or fork) with input wire set W y and output wire set W * , where W y ⊆ W n . By Lemma 1, we can use wire delays in such a way that y produces the longest transient output and the arrival order on (W n \W y )∪W * can be made initial. Therefore the statement holds for n+1 gates. This shows that we can reproduce the transient that occurs at the end of simulation on the output wire of a gate in binary analysis. Consequently, binary analysis covers simulation. Example 6 The circuit of Fig. 13 is started in the stable total state shown in the figure. The inputs change from 101 to 010. The input transients in the simulation are x 1 = 10, x 2 = 01, and x 3 = 10. We use square brackets to indicate the new signal changes being added to the list at each step.
We can pick an arbitrary arrival order by using input delays r 1 , r 2 , r 3 . We select the order
We illustrate our algorithm using This is the final arrival order for the whole network. The final external output of the network is s 10 .
In Theorem 1 we show that, for a general network N , the binary analysis of its expanded network covers the transient simulation of its transient network. The expanded network does not have constant bounds on the numbers of delays on each wire. The question remains whether there exists a network with a constant number of delays on each wire such that its binary analysis covers the simulation.
The answer is negative. Consider a 3-input gate A with inputs x 1 , x 2 and x 3 realizing the Boolean function f A : x 1 * x 3 + x 2 * x 3 . If x 3 = 0, the output is equal to x 1 ; otherwise, it is x 2 . Suppose that x 1 and x 2 both come from a fork, as in Fig. 14 , and that the fork input wire has a transient (10) k . Then the transients on x 1 and x 2 are both (10) k . Suppose further that the transient on x 3 is 10. Then the extension of the function f A has the value f A ((10) k , (10) k , 10) = (10) 2k . In order to get the same number of changes in binary analysis, we require at least 2k − 1 delays in the input wire of x 1 to hold the signal changes on x 1 . Therefore, there is no constant bound on the number wire delays for this gate. 
